Abstract
Introduction and Motivation
With the growing integration of today's VLSI circuits, power dissipation is gaining importance. Power dissipation is becoming one of the limiting factors for further integration, since high dissipation values lead to high temperatures and reduce the lifetime of integrated circuits (ICs). Furthermore, battery-powered applications require low-energy consuming ICs.
The power dissipation in synchronous VLSI circuits is contributed by several factors: i.e. memory, IO, logic and clock power dissipation. The memory power dissipation can be reduced by designing less power consuming memories, and/or by reducing the number of memory accesses of the implemented algorithm [Cha951. A similar approach must be followed for the 10 power dissipation. There are many ways to reduce the logic power dissipation [Dev951, and this is the field towards most research on low power design is targeted. Clock dissipation is divided into three major Contributions: that of clock wires, clock buffers and flip-flops. Each of these contributions is described in the following paragraph. The total power dissipation of the clock network can be computed as follows:
Here, fclk stands for the clock frequency, and fduru for the average data frequency. As it is clear from this equation, one part of the ]power dissipation is clock dependent, and the other data dependent. Normally, ICs are based on single edge triggered (SET) flip-flops, However, double edge triggered @ET) flipflops are attractive to reduce the clock power dissipation ILu90, Afg91, Gag93 and Hos941. The following section provides a brief review of different SET and DET flipflops. In this article we carry out a quantitative assessment of different SET and DET flip-flops in terms of power dissipation, set-up and hold times, propagation delay times and testability. All these evaluations are carried out in Section 3. Finally, in Section 4 we summarize the results and draw conclusions.
SET and DIET Flip-Flops
The advantages of using edge triggered flip-flops in VLSI system design are well known. With this technique the setup time for data inputs is independent of the clockpulse width, and the circuit implementation i s a great deal simpler. A SET flip-flop changes its output on only one of the two clock edges, hence leaving idle a part of the circuit during the remaining dock transitions. On the other hand, a DET flip-flop changes its output at every clock edge. Therefore, the frequency of the clock signal can be halved while maintaining the same data throughput. As will be shown in Section 3, this can lead to a significant reduction in power dissipation. gates. In this article these implementations will be referred to as SET1 and DETl However, as will be described in Section 3.4, these implementations suffer from IDDQ testability problems.
Improved implementations of the SET and DET flip-flops are illustrated in Figures 6 (SET2) and 7 (DET2). In these configurations, the data transfer between latches is made unidirectional. The unidirectional nature of this transfer improves the IDDQ testability, as well as the performance.
These aspects will be discussed in 
Performance Parameters
The performance of a flip-flop is determined by its propagation delay, setup and hold times, power dissipation, its ability to withstand the clock skew and its area. In the following subsections we will give a more detailed treatment on these topics. Furthermore, we will also address testability.
Power Dissipation
As From this graph it can be seen that at low data activities (alpha around 0.0) the usage of DET flip-flops results in a flip-flop power saving of 45%. However, at high data activities ( a l p h a around 1.1) there is no appreciable difference in alp-flop power dissipation. Nevertheless one should remember that in the case of DET flip-flops the dissipation of the clock network is reduced by a a factor of 2, owing to the halved clock frequency.
Propagation Delay, Setup and Hold Times
The propagation delay of a flip-flop is defined as the elapsed time between the dock signal and the output Q. It i s calculated from the time instance when the active edge of the clock reaches Vdd/2 to the time instance when Q reaches vdd/2. The maximum toggle rate of a flip-flop is inversely proporlional to its propagation delay. The maximum toggle rate has been determined by connecting the inverted output (QN) to the data input (D), and by increasing the clock frequency till it fails to latch data properly. The computed toggle rates are shown in Table 2 . Table 3 : Setup and hold times. As illustrated in Table 3 , the unidirectional data path within flip-flops improve their setup and hold times. Due to the unidirectionality, the parasitic capacitance in the latch that has to be (dis)charged is reduced significantly. The reduced parasitic capacitance leads to improved setup and hold times. For example, the setup time of the DET flip-flop is improved from 0.32 ns to 0.18 ns and hold time from -0.04 ns to -0.08 ns by the application of unidirectional data path.
Clock Skew
The ability of a flip-flop to withstand clock-skew is an important parameter in robust, timing insensitive designs. The same reasoning is applicable to SET and DET flipflops for clock skew. However, for DET flip-flops the high and low parts of a clock cycle should be equal, since the data changes at every clock edge. Therefore, care must be taken to use symmetrical clock buffers while using DET flip-flops.
Testability
Typical defects in CMOS processes include shorts and opens in conducting layers, gate oxide defects, p-n junction leakage defects, etc. In the modem CMOS processes, the occurrence of open defects is significantly less compared to that of shorts. Shorts or bridging faults are poorly represented by the stuck-at fault model. A class of shorts in flip-flops are not detected by IDDQ testing [Rod94] . Recently [Sa&] , IDDQ testable SET flip-flop configurations have been proposed. The basic idea is to make master to slave latch data transfer unidirectional.
The unidirectionality is achieved by adding either an extra inverter or a clocked inverter instead of transmission gate.
As shown in Sections 3.2 and 3.3, these configurations also have improved data setup and hold times, and can withstand larger clock skew [Sac95].
The IDDQ testing has been widely recognized as the most effective test method in catching defects. Therefore, a testable as well as to enhance their timing performance.
However, DET flip-flops do not have a master-slave arrangement; the output is multiplexed by the clock signal. The IDDQ testability is achieved by making the path from latch outputs to the output multiplexer unidirectional. This can be further explained by Figure 9 of approximately 15% to 20%. This increment agrees with the reported 17% of [Hos941.
Conclusions
In this article several SET and DET flip-flops are presented. A comparison is made between these flip-flops, in terms of power dissipation, propagation delay, setup and hold times, (clock skew, area and testability.
The usage of DECT flip-flops leads to a reduction of 50% in power dissipation of the clock net, and a reduction of upto 45% in the power dissipation inside the flip-flops. 
